

FIG. 1




FIG. 2




FIG. 3





FIG. 4







FIG. 6



*FIG. 7*




FIG. 8





FIG. 9



*FIG. 10*





FIG. 11



*FIG. 12*




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25(a)




FIG. 25(b)




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37






FIG. 38








FIG. 40

FIG. 4.1




FIG. 4.2




FIG. 4.3




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 4.8




FIG. 49




FIG. 50




FIG. 51




FIG. 52




FIG. 53




FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 59(a)




FIG. 59(c)




FIG. 59(b)




FIG. 59(d)




FIG. 60






FIG. 61



*FIG. 62(a)*



*FIG. 62(b)*




FIG. 63




FIG. 64




FIG. 65




FIG. 66




FIG. 67




FIG. 68(a)




FIG. 68(c)




FIG. 68(b)




FIG. 69




FIG. 70

794




FIG. 71

423




FIG. 72

423




FIG. 73




FIG. 74(a)




FIG. 74(b)




FIG. 75




FIG. 76




FIG. 77




FIG. 78




FIG. 79




FIG. 80

423




FIG. 81




FIG. 82




FIG. 83




FIG. 84




FIG. 85




FIG. 86




FIG. 87




FIG. 88





FIG. 89



Error rate after error' correction

FIG. 90




FIG. 91




FIG. 92





FIG. 93




FIG. 94

33




FIG. 95




FIG. 96




FIG. 97




FIG. 98





FIG. 99




FIG. 100




FIG. 101





FIG. 102



*FIG. 103*




FIG. 104




FIG. 105





FIG. 106



*FIG. 107*




FIG. 108(a)




FIG. 108(b)




FIG. 108(c)




FIG. 108(d)




FIG. 108(e)




FIG. 109




FIG. 110






FIG. 111


### Subchannel-1 (SRQAM:D1=2bit)




Subchannel 1-2 (36-SRQAM:D<sub>2</sub>=3bit+1/8bit)



**Subchannel-3 ( 144-SRQAM:D3=2bit)**



### **Subchannel-4 (576-SRQAM:D=2bit)**



Subchannel-1 (SRQAM:D<sub>1</sub>=2bit)






FIG. 112

Subchannel-2 (16-SRQAM:D<sub>2</sub>=2bit)



Subchannel-3 (64-SRQAM:D<sub>3</sub>=2bit)



Subchannel-4 (256-SRQAM:D<sub>4</sub>=2bit)




FIG. 113




FIG. 114




FIG. 115




FIG. 116




FIG. 117




FIG. 118




FIG. 119(a)




FIG. 119(b)




FIG. 120(a)




FIG. 120(b)




FIG. 121




FIG. 122




FIG. 123




FIG. 124




FIG. 125(a)





FIG. 125(b)












FIG. 127




*FIG. 128(a)*




*FIG. 128(b)*




*FIG. 128(c)*



*FIG. 128(d)*



*FIG. 128(e)*



*FIG. 128(f)*




FIG. 129




FIG. 130

GHOST DELAY=2us, DU=8dB  
Figure 8 Bit Error Rate Performance Under Single Ghost  
and Gaussian Noise (1)




FIG. 131




FIG. 132




FIG. 133




FIG. 134




FIG. 135




FIG. 136




FIG. 137




FIG. 138




FIG. 139




FIG. 140




FIG. 141




FIG. 142




FIG. 14.3




FIG. 144




FIG. 145(a)




FIG. 145(b)




FIG. 146




FIG. 147




FIG. 14.8




FIG. 14.9(a)



FIG. 14.9(b)




FIG. 14.9(c)

Guard Interval Time Weighted-OFDM

Carrier Spacing Weighted-OFDM

FIG. 150




FIG. 151




FIG. 152




FIG. 153





FIG. 154



*FIG. 155*




FIG. 156




FIG. 157




FIG. 158




FIG. 159(a)




FIG. 159(b)




FIG. 159(c)




FIG. 159(d)




FIG. 160(a)




FIG. 160(b)




FIG. 161




FIG. 162




FIG. 163




FIG. 164




FIG. 165(a)




FIG. 165(b)




FIG. 166




FIG. 167




FIG. 168(a) Inter leave Table

	1	2	3	4	5	6	7	954
1	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	C <sub>2</sub> Parity	951a
2	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>		
3	C <sub>1</sub>							
4	D <sub>1</sub>							
5	E <sub>1</sub>							
6	F <sub>1</sub>							
C <sub>1</sub> Parity								





FIG. 169  
Comparison of Redundancy



Transfer rate [Mbps]

FIG. 170




FIG. 171




FIG. 172




FIG. 173

